



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|-----------------------------------|-----------------------|----------------------|---------------------|------------------|--|
| 10/074,517 | 02/12/2002 | Mark Templeton | ARTCP031 | 6733 | |
| 25920 | 25920 7590 04/21/2005 | | EXAMINER | | |
| MARTINE PENILLA & GENCARELLA, LLP | | | BAKER, ST | BAKER, STEPHEN M | |
| 710 LAKEWAY DRIVE SUITE 200 | | ART UNIT | PAPER NUMBER | | |
| SUNNYVALE, CA 94085 | | | 2133 | | |

DATE MAILED: 04/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| • | | Application No. | Applicant(s) | | | |
|--|---|--|--|--|--|--|
| Office Action Summary | | 10/074,517 | TEMPLETON ET AL. | | | |
| | | Examiner | Art Unit | | | |
| | | Stephen M. Baker | 2133 | | | |
| | The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply | | | | | |
| THE - Exter after - If the - If NO - Failu Any | ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b). | 36(a). In no event, however, may a reply be timey within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE | ely filed swill be considered timely, the mailing date of this communication. O (35 U.S.C. § 133). | | | |
| Status | | | | | | |
| 1)🖂 | Responsive to communication(s) filed on 22 D | <u> ecember 2004</u> . | | | | |
| 2a)⊠ | This action is FINAL . 2b) ☐ This | s action is non-final. | | | | |
| 3) | 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | |
| | closed in accordance with the practice under E | Ex parte Quayle, 1935 C.D. 11, 45 | 3 O.G. 213. | | | |
| Dispositi | ion of Claims | | | | | |
| 4)⊠ Claim(s) <u>1-5,8-12 and 14-21</u> is/are pending in the application. | | | | | | |
| | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | |
| 5)⊠ | 5)⊠ Claim(s) <u>1-5 and 8</u> is/are allowed. | | | | | |
| 6)⊠ | 6) Claim(s) 9-12 and 14-21 is/are rejected. | | | | | |
| 7) | Claim(s) is/are objected to. | | | | | |
| 8)[] | Claim(s) are subject to restriction and/o | or election requirement. | | | | |
| Applicati | on Papers | | | | | |
| 9)[| The specification is objected to by the Examine | er. | | | | |
| 10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner. | | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | |
| 11) | The oath or declaration is objected to by the Ex | kaminer. Note the attached Office | Action or form PTO-152. | | | |
| Priority u | ınder 35 U.S.C. § 119 | | | | | |
| a)[| Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list | s have been received. s have been received in Application ity documents have been received u (PCT Rule 17.2(a)). | on No d in this National Stage | | | |
| | t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) | 4) Interview Summary (Paper No(s)/Mail Da | (PTO-413) te | | | |
| 3) 🔲 Inform | nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date | | atent Application (PTO-152) | | | |

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)



Application/Control Number: 10/074,517 Page 2

Art Unit: 2133

DETAILED ACTION

Claim Objections

1. Claim 1 is objected to because of the following informalities: "power-on" apparently should be "power up", to agree with the terminology of the disclosure.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Claims 9-12 and 14-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,230,290 to Heidel *et al* in view of U.S. Patent No. 5,764,878 to Kablanian *et al* (hereafter Kablanian).

Heidel discloses arrangements for performing "high stress" built-in self-testing (BIST) for a DRAM chip. The chip can also any other type of volatile or non-volatile memory, e.g. SRAM, SDRAM, EEPROM, etc. An "internal clock signal for use in accessing a memory array" is generated (col. 2, lines 32-51) by a clock generator unit (102), with either one of a row internal control signal (RINT) and a column internal control signal (CINT) serving as the "internal clock signal" in Heidel's memory. Heidel refers to these signals (RINT, CINT) as "control clocks" (col. 3, line 27) although they are more commonly referred to as "strobes". During BIST operation only, an internal control signal generating unit (4208) of BIST logic (4202) generates the DRAM internal

Art Unit: 2133

signals (RINT or CINT) instead, to provide a "stress clock signal" for "performing a builtin self-test of the memory array using a stress clock signal, wherein each pulse of the
stress clock signal is of shorter duration than each pulse of the internal clock signal".

Heidel's internal control signal generating unit (4208) generates the "stress clock signal"
responsive to a BIST system clock generator (4220). During the stress testing, instead
of passing DRAM control clocks, the clock generator unit (CLKGEN 102) generates a
clock input to the BIST system clock generator (4220) (col. 3, lines 36-38). Internal
signal timings for the tests are stored in a Timing Table (4218), and when a test is
passed, the timing parameter may be tightened to create a more severe timing condition
(col. 6, lines 26-28), enabling the determination of design timing margins.

Heidel's testing is used to grade the chips into various performance ranks. As Heidel does not disclose any built-in self-repair capability for the memory array, Heidel does not show any means specific to "storing defective memory addresses" of defective memory cells detected by Heidel's memory array stress tests, nor any means specific to "redirecting memory access operations to ... redundant memory cells". Timing variations used during Heidel's BIST procedure cover a range of timings including those capable of triggering memory errors, a timing that is approximately equal to each pulse of the (normal) internal clock signal minus the margin is apparently generated.

Kablanian discloses a memory array with built-in self-repair (BISR) in addition to BIST. In a manner typical of BISR for a memory array, Klablanian provides means for "storing defective memory addresses detected by the built-in self-test in a memory block" and means for "redirecting memory access operations to ... redundant memory

Application/Control Number: 10/074,517

Art Unit: 2133

cells" during normal operation. BISR provides Kablanian's memory array chip with the well-known benefit of increasing the number of usable chips.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to enhance Heidel's BIST memory chip with the typical BISR memory chip features shown by Kablanian, including a means for "storing defective memory addresses detected by the built-in self-test in a memory block" and a means for "redirecting memory access operations to ... redundant memory cells". Such enhancement would have been obvious because BISR provides the well-known benefit of increasing the number of usable chips.

Regarding claim 17, Kablanian discloses a latch "register' for storing defective memory addresses (col. 6, line 48).

Regarding claims 9 and 18, Kablanian shows "redundant control logic that redirects memory access operations to the defective memory addresses to redundant memory cells" (Fig. 9).

Regarding claims 10, 11, 19 and 20, Heidel's normal "internal clock signal" (RINT or CINT) is presumably "based on a margin added to the required read and write times" as applying external signals (XRAS, XCAS, XWE) to a memory chip in such a manner as to include a timing "margin" is understood to be conventional practice.

Regarding claims 12 and 21, Official Notice is given that establishing an "optimal margin" for applying external signals (XRAS, XCAS, XWE) to memory chips, in such a manner as to accommodate worst case environmental conditions and operating conditions, was conventional practice at the time the invention was made. It would have

Application/Control Number: 10/074,517 Page 5

Art Unit: 2133

been obvious to a person having ordinary skill in the art at the time the invention was made to apply Heidel's normal "internal clock signal" (RINT or CINT) with an "optimal margin". Such operation would have been obvious because establishing an "optimal margin" for applying external signals (XRAS, XCAS, XWE) to memory chips, in such a manner as to accommodate worst case environmental conditions and operating conditions, was already conventional practice.

Regarding claim 15, Official Notice is given that designing a chip by means of a "generator", such as a CAD system, was conventional practice having well-known advantages at the time the invention was made. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to generate a chip having the combination of features cited above by means of a "generator". Such a process would have been obvious because designing a chip by means of a "generator", such as a CAD system, was already conventional practice having well-known advantages.

Allowable Subject Matter

4. Claims 1-5 and 8 are allowed.

Response to Arguments

5. Applicant's arguments filed 22 December 2004 have been fully considered but they are not persuasive.

Application/Control Number: 10/074,517

Art Unit: 2133

6. Applicant's characterization of the claimed invention presumably applies only to claims 1-5 and 8, which recite a "power-on" (sic - "power up") test.

Regarding the teachings of Heidel, applicant's statement "(t)he teachings of Heidel ... do not provide motivation to test at a stress level that will not be used during normal operation, as it is Heidel's goal to find actual functional operating levels of memory cells using stressed functional conditions" is either vague or self-contradictory. Heidel's "stressed functional conditions" of course provide a "stress level that will not be used during normal operations" as Heidel's stress tests find the maximum operating level by crossing it to failure, as acknowledged by applicant.

Applicant's response is apparently to entirely avoid the motivation to combine clearly specified in the previous Office action and now re-iterated unchanged in this final rejection.

Conclusion

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Art Unit: 2133

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen M. Baker whose telephone number is (571) 272-3814. The examiner can normally be reached on Monday-Friday (11:00 AM - 7:30 PM).

8. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stephen M. Baker Primary Examiner Art Unit 2133

smb